Derivative ASICs

Lower Geometry Specialists

Derivatives can be split into several categories, depending on the market or the evolution of technology at any point in time. Considering the complexity of ASICs and SoCs, most of the chips designed by semiconductor companies are derivatives of their previous generation chips. Although, it gives engineering teams a starting point, it can also add to complexity while integrating IPs, with the potential for increased routing and timing issues.

Leveraging our experience of working on multiple generations of ASIC for leading semiconductor companies and with strong focus on modularity and reusability, eInfochips has developed guidelines, frameworks and reusable verification components to shorten the verification cycle time of these derivative ASICs. At the same time, the physical design team also leverages in-house developed Flow Management System and DFT automation tool to ensure faster tape-out.

Why eInfochips for Derivative ASICs?

Strong experience in IP development and integration

Strong Focus on Automation; Scripts and tool for simulation review and faster debug

10+ reusable verification components and frameworks

Subject matter experts for yield improvement and feedback

Comprehensive checklist for database handoff: Netlist to GDSII in < 3 iterations

Expertise with customized flow development & automation

Key Offerings

Products & IPs


OptiX – Physical Design

Verification IPs

Success Stories

Accelerating potential every day

Verification & Physical Design of Optical Ethernet ASIC

Case study – Physical Design and Verification of Optical Ethernet ASIC…

Case Study

RTL to GDSII Turnkey ASIC for MEMS Applications

These products address the technology needs of smartphone & wearable device makers, smart home providers & industrial…

Case Study

Talk To   Our Experts

Our Work





Device Partnerships
Digital Partnerships
Quality Partnerships
Silicon Partnerships


Products & IPs