Signoff Iteration Reduction Technique for Fixing Top Level Antenna

This article outlines an alternate technique for the quick fixing of full chip antenna violations at individual block level itself. The reported antenna results with this technique are the same as a full chip antenna run, but the execution time for this approach is much faster than the traditional method and it helps in reducing signoff iterations.

Reading Time: 7 minutes
Read the article  

ABOUT THE AUTHOR