Reducing DFT Footprints: A Case in Consumer SoC

For next generation ASICs SoC having multiple IPs functioning at different clock domains, the on-chip clock generation circuit plays a key role. The article describes a methodology to improve fault coverage with the minimum pattern count while helping to assure on hold violation checks.

Reading Time: 6 minutes
Read the article  

ABOUT THE AUTHOR