Layout versus Schematic (LVS) Flow and their Debug in ASIC Physical Verification

LVS is useful technique to verify the correctness of the physical implementation of the netlist. Open, shorts, missing components, and missing global net connect are potential issues that can affect the functionality of design and may not be detected at early implementation stage, so LVS is useful to report these issues in design. This blog covers various techniques which is being used to overcome these issues.

Reading Time: 7 minutes
Read the article   [responsivevoice_button buttontext='Hear the article' voice='US English Female']