Implementation Challenges for Large 28nm SoCs

Reading Time: 3 minutes
Read the article   [responsivevoice_button buttontext='Hear the article' voice='US English Female']


Nilesh Ranpura

With 14+ years of experience in VLSI Design Cycle, Methodologies, Project execution and ODC set up Nilesh has participated in multiple projects for Verification, Physical design, DFT in the area of bus interface and Networking domain for Multi-million gate count SoC. His specialization is on ASIC product development and ODC growth solutions.