AMS verification – Co-simulation vs. Digital-centric simulation

AMS verification methodology depends on the chip type. It means that the chip can either have a big analog circuit and small digital circuit or it has a big digital circuit and small analog circuit. If the design is big analog and small digital, then the analog design library should have schematic views for simulation speed up. Simulation speed-up views can be developed from analogLib with Cadence Virtuoso flow. For digital-centric design, model development is done with de facto standard model development language such as system Verilog with net types. Thus, for analog-centric design co-simulation is a good choice. For digital-centric design, simulation in the digital kernel is ideal.

Reading Time: 3 minutes
Read the article   [responsivevoice_button buttontext='Hear the article' voice='US English Female']


Babun Pal

Babun Chandra Pal is working as a Technical Lead at eInfochips for AMS verification. He has completed his Bachelors in Engineering from National Institute of Technology.