Blog
Low Power Design – A Game Changer in ASIC Physical Design
With the advent of personal computers and integrated circuits, the target has been to fit
Vipulkumar Patel
March 22, 2019
Vipulkumar Patel
Vipulkumar is a senior Physical Design engineer with 7 years’ experience in Very Large Scale Integration/Application Specific Integrated Circuits field. He has worked on different nanometer technology nodes (16nm,28nm,40nm,65nm) of ASIC design Chips (SoC) in the semiconductor industry from RTL netlist to GDS II, Sign off process. He is experienced in Place & Route, Static Timing Analysis, and Layout Verification, Signal Integrity analysis, and Low power technique implementation.
