Blog
System Verilog Assertions Simplified
Abstract Assertion is a very powerful feature of System Verilog HVL (Hardware Verification Language). Nowadays
Smit Patel
November 20, 2018
Smit Patel
Smit Patel is working as an Engineer at eInfochips, an Arrow company. He has an experience of almost 3 years in ASIC Design Verification and has worked on ATE domain verification projects. He also has a hands-on experience in Functional and SVA-based verification.
