Picture of Pinal Patel

Pinal Patel

Iam an Associate Director at Einfochips Ltd. I have more than 15 years of experience in architecting the verification environment for SoC and IPs. I have been involved with verifying the PCIe IP since last 10 years. I have worked on all the generations of PCIe starting from 1.0 to 6.0. I have presented papers at SNUG , PCI-SIG DevCon internationally.

Understanding PCIe 6.0
Blog
Pinal Patel

Understanding PCIe 6.0

PCIe (Peripheral Component Interconnect Express) is a high-speed serial computer expansion bus standard used to

Reference Designs

Our Work

Innovate

Transform.

Scale

Partnerships

Device Partnerships
Digital Partnerships
Quality Partnerships
Silicon Partnerships

Company

Products & IPs