Physical Design of Data Center ASIC

Executive Summary

The client, a niche data center infrastructure start-up, is working on an innovative product that will revolutionize data centers in terms of their security, reliability and economics. They plan to launch a niche ASIC that combines custom silicon with integrated compute, storage, and networking.

This high throughput ASIC was quite complex and included a number of complex interfaces and IPs. For this product, targeted for 16nm technology node, the client was looking for a partner capable of helping in ASIC layout, with a strong focus on die size optimization and performance.

eInfochips , having taped out multiple 16nm networking ASICs, has a strong experience on lower geometries. eInfochips took the complete ownership of the physical design of the client’s ASIC (Netlist to GDSII) and was able to meet the stringent technical and timeline requirements.

Project Highlights

Physical Design of Data Center ASIC
  • High throughput, programmability
  • Netlist to GDSII at 16nm
  • 400Mn gates, 50+ unique blocks
  • Complex IPs: HBM, Ethernet, 100Gbps, SerDesPHY
To Download This Resource
Fill in the details below
By submitting this form, I acknowledge that I have read and understand the Privacy Policy
I wish to be contacted by eInfochips

Our Work





Device Partnerships
Digital Partnerships
Quality Partnerships
Silicon Partnerships


Products & IPs