Silicon debug challenges and guidelines

Executive Summary

Silicon validation is a process of identifying failures resulting from testing during silicon bring-up. During the IC design and manufacturing cycle, manufacturing tests eliminates the failed chips. Diagnosis is done to find out why the chips failed, which becomes especially important when the yield is low or when a consumer returns a failed chip.

Project Highlights

With shrinking technology nodes, new types of physical defects arise. This fact makes the diagnostic process quite tricky, difficult, and timeconsuming. This article will cover different challenges one faces during silicon debug, and guidelines to be followed to enable faster and more effective diagnosis for ATPG scan test.
To Download This Resource
Fill in the details below
By submitting this form, I acknowledge that I have read and understand the Privacy Policy
I wish to be contacted by eInfochips

Our Work





Device Partnerships
Digital Partnerships
Quality Partnerships
Silicon Partnerships


Products & IPs