Processor based timing signal generator for radar and sensor applications

_banner

Processor based timing signal generator for radar and sensor applications

Description

The objective of this paper is to present the architecture design and implementation of an Application Specific Processor based hardware module called Timing Signal Generator (TSG) for pulsed RADAR (Radio Detection and Ranging) and Image Sensor applications. It is a digital, programmable, application-specific, control timing signal generator.

Publications

This module is a slave controller which receives configuration and instructions through 16 bit simple user interface. Depending on the instructions a control signal is generated for a fixed duration or ever lasting repetitive one. It is designed, implemented and validated using Very High Speed Integrated Circuit (VHSIC) Hardware Description Language (VHDL) on Xilinx Kintex 7 Field Programmable Gate Array (FPGA) 7k325tffg900-2. The simulation results using Questasim simulator and the timing signals captured in the FPGA using Xilinx Chipscope Logic analyzer verify the effectiveness of the implemented TSG.

To read more, download the copy   arrows-new

To download this resource

Fill in the details below





    I have read and understand the Privacy Policy By submitting this form, I acknowledge that I have read and understand the Privacy Policy

    I wish to be contacted by eInfochips I wish to be contacted by eInfochips

    For all career related inquiries, kindly visit our careers page or write to career@einfochips.com

    Description

    The objective of this paper is to present the architecture design and implementation of an Application Specific Processor based hardware module called Timing Signal Generator (TSG) for pulsed RADAR (Radio Detection and Ranging) and Image Sensor applications. It is a digital, programmable, application-specific, control timing signal generator. This module is a slave controller which receives configuration and instructions through 16 bit simple user interface. Depending on the instructions a control signal is generated for a fixed duration or ever lasting repetitive one. It is designed, implemented and validated using Very High Speed Integrated Circuit (VHSIC) Hardware Description Language (VHDL) on Xilinx Kintex 7 Field Programmable Gate Array (FPGA) 7k325tffg900-2. The simulation results using Questasim simulator and the timing signals captured in the FPGA using Xilinx Chipscope Logic analyzer verify the effectiveness of the implemented TSG.

    Publications

    To read more, download the copy

    arrows-new-1

    To download this resource

    OR

    Fill in the details below





      I have read and understand the Privacy Policy By submitting this form, I acknowledge that I have read and understand the Privacy Policy

      I wish to be contacted by eInfochips I wish to be contacted by eInfochips

      For all career related inquiries, kindly visit our careers page or write to career@einfochips.com

      OR

      Fill in the details below





        I have read and understand the Privacy Policy By submitting this form, I acknowledge that I have read and understand the Privacy Policy

        I wish to be contacted by eInfochips I wish to be contacted by eInfochips

        For all career related inquiries, kindly visit our careers page or write to career@einfochips.com