Post silicon validation is a vital phase of verification that deals with verification after the real silicon is in place. This paper revolves round the functional testing aspect of this phase. It starts with the basic theory about how a simulation output is converted to a different format so that the tester can understand it.

It explains the enhancement needed to the existing system simulation environment along with the tester limitations to support the post silicon testing activity and a better approach for the test scenarios.