Blog
How to speed up the System-on-Chip (SoC) Functional Verification Flow?
1. SoC Level/Top Level view (Feature Extractions) During SoC design verification, you must view the
Dilip Prajapati
July 13, 2018
Dilip Prajapati
Dilip Prajapati is a Senior ASIC Verification Engineer at eInfochips. He has experience in Complex Ultra Low Power Fusion Processor (SOC)/ASIC, FPGA, IP and Module level Functional Verification.
