Shift Power Reduction Methods and Effectiveness for Testability in ASIC

This article explains a few ASIC based "power-aware" techniques, discusses and compares between few software-based & Hardware based implementation method with one of the Synopsys EDA tool.

Reading Time: 11 minutes
Read the article  

ABOUT THE AUTHOR