

TMDSEVM6474L Schematic

SCHEMATIC PAGE DESCRIPTION :

- 01 : COVER SHEET
- 02 : SYSTEM BLOCK DIAGRAM
- 03 : DSP - BTMOD,GPIO,McBSP,TST HDR
- 04 : JTAG INTERFACE (ON BOARD / EXTERNAL EMULATION HEADER)
- 05 : DDR2 INTERFACE
- 06 : SRIO,SGMII, 88E6122
- 07 : 88E6122 POWER, I2C UART BRIDGE
- 08 : DSP - RESET, SMRT REFLEX POWER, E2PROM
- 09 : AMC CONNECTOR, AIF,MMC,IPMI
- 10 : DSP - CLOCK MANAGEMENT
- 11 : DSP - POWER SUPPLY
- 12 : FPGA - NAND FLASH INTERFACE
- 13 : BOARD POWER SUPPLY & RESET CIRCUITRY
- 14 : REVISION HISTORY & DUMMY PARTS

MAJOR REVISION HISTORY :

PCB REV.	SCH. REV.	DESCRIPTION	DATE
1.0	1.0	Proto Build	06-AUG-2010
2.0	2.0	Production Build	11-OCT-2010

I2C ADDRESS TABLE :

REF DES	DESCRIPTION	7 BIT ADDRESS
U23	EEPROM	0x50, 0x51
U29	DUAL UART BRIDGE	0x4D
U12	FPGA	TBD
U34	CDCL6010	0x68


PCB Mechanical Details :

1. PCB SIZE: 7.11" x 2.89" x 0.063"
2. PCB MATERIAL: FR4
3. NUMBER OF LAYERS: 12
4. IMPEDANCE CONTROL: YES

NOTES, UNLESS OTHERWISE SPECIFIED :


1. RESISTANCE VALUES ARE IN OHMS.
2. CAPACITANCE VALUES ARE IN MICROFARADS.
3. PARTS NOT INSTALLED ARE INDICATED WITH 'NU'.
4. SIGNAL NET NAMES WITH "#" SUFFIX, ARE ACTIVE LOW SIGNALS.

PCB LAYER STACK-UP DETAILS :




Project TMDSEVM6474L		Designed for TI by elfnchips	
Title Cover Sheet			
Size C	Document Number 16-00080-02	Rev 2.0	
Date: Monday, October 11, 2010		Sheet 1 of 14	


BLOCK DIAGRAM



Project		TMDSEVM674L		Designed for TI by eInfochips	
Title		System Block Diagram			
Size	Document Number			Rev	
C	16-00080-02			2.0	
Date: Monday, October 11, 2010			Sheet 2 of 14		



Note : (Default settings)
 L2_Config = 1 (Reserved boot strap pin)
 DDRSLRATE = 0 (Full Memory speed)




Test Header

Note :
 (1) GPIO, McBSP[0:1], Timer[0:1] and FSYNC signals connected to connector J11, are 1.8V level I/Os.
 (2) UARTB and I2C signals connected to connector J11, are 3.3V level I/Os.

BOOTMODE [3:0]	DESCRIPTION
0000 (0)	No Boot
0001 (1)	I2C Master Boot A (Slave Address : 0x50H)
0010 (2)	I2C Master boot B (Slave address : 0x51H)
0011 (3)	I2C Slave Boot
0100 (4)	EMAC Master Boot
0101 (5)	EMAC Slave Boot
0110 (6)	EMAC Forced - Mode Boot
0111 (7)	Reserved
1000 (8)	Serial Rapid IO Boot (Config 0)
1001 (9)	Serial Rapid IO Boot (Config 1)
1010 (10)	Serial Rapid IO Boot (Config 2)
1011 (11)	Serial Rapid IO Boot (Config 3)
10xx (12-15)	Reserved

Project TMDSEVM6474L		Designed for TI by eInfochips	
Title BTMOD,GPIO,McBSP,TST HDR			
Size C	Document Number 16-00080-02	Rev 2.0	
Date: Monday, October 11, 2010		Sheet 3 of 14	



On Board Emulator


Switch for JTAG emulation

EXT_EMU_DET = 0 --> External Emulator
 EXT_EMU_DET = 1 --> On board emulation

Note:
 Presence of External Emulator will disconnect on-board Emulation circuit.

Layout :

- All traces MUST NOT exceed a maximum of length of 3 inches
- All EMU tracks should be matched length within 200ps




TI-60 Pin JTAG Connector for External/Mezzanine Emulator

Project TMDSEVM6474L		Designed for TI by Infnichips	
Title JTAG Interface			
Size C	Document Number 16-00080-02	Rev 2.0	
Date: Monday, October 11, 2010		Sheet 4 of 14	


Supported Memories (84 FBGA) :

Mfgr	256MB (128MB x 2)	512MB (256MB x 2)
Micron	MT47H64M16HR-3	MT47H128M16HG-3




NOTE: Route DDRRCVENOUT0 signals needs to run to DDR memories near D15-D0 and back to DDRRCVENIN0

NOTE: Route DDRRCVENOUT1 signals needs to run to DDR memories near D31-D16 and back to DDRRCVENIN1




256MB DDR2 Memory Interface


Project TMDSEVM6474L		Designed for TI by infochips	
Title DDR2 Interface			
Size C	Document Number 16-00080-02	Rev 2.0	
Date: Monday, October 11, 2010		Sheet 5 of 14	



SRIO/SGMII Interface




SGMII Ethernet Switch




RJ45 Gigabit Ethernet Connector


Project		TMDSEVM6474L		Designed for TI by eInfochips	
Title		SRIO,SGMII, 88E6122			
Size	Document Number	Rev			
C	16-00080-02	2.0			
Date: Monday, October 11, 2010			Sheet 6 of 14		



Ethernet Switch Power Supply




I2C - UART Bridge




J13.3 to J13.1 & J13.4 to J13.2: UART over USB Connector J9 (Default)
J13.3 to J13.5 & J13.4 to J13.6: UART over 3-Pin Header J10

UART Route Select Jumpers


Project		TMDSEVM6474L		Designed for TI by einfochips	
Title		88E6122 Supply,I2C UART			
Size	Document Number	16-00080-02		Rev	2.0
C					
Date: Monday, October 11, 2010				Sheet 7 of 14	




C6474 : Reset, NMI, I2C, Smart Reflex



**Configuration EEPROM
I2C Address : 0x50**



I2C Level Translator



Vin Range : 4.5V to 14V
Fsw = 520KHz

Note:
U9 will be enabled 20mS after VCC1.8 is up.

Smart Reflex Power Supply

VNCTL Pin Mapping


VNCTL[3:0]	CVDD VALUE (Volt)
0000 (0)	0.901
0001 (1)	0.920
0010 (2)	0.940
0011 (3)	0.960
0100 (4)	0.980
0101 (5)	1.000
0110 (6)	1.020
0111 (7)	1.040
1000 (8)	1.060
1001 (9)	1.080
1010 (10)	1.100
1011 (11)	1.120
1100 (12)	1.140
1101 (13)	1.160
1110 (14)	1.180
1111 (15)	1.200

Project TMDSEVM6474L		Designed for TI by eInfochips	
Title RST#, E2PROM,SMART REFLEX			
Size C	Document Number 16-00080-02	Rev 2.0	
Date: Monday, October 11, 2010		Sheet 8 of 14	


Power for MSP430
J5.2 to J5.1: MP3.3_AMC Power (Default)
J5.2 to J5.3: VCC3.3 Board Power (Factory Use)



JTAG for MSP430




Layout Note :
 Keep R287/R278 and R288/R279 close to U13 to minimize clock routing stubs
 Note : (Default Settings)
 FSYNC_CLKP/N will come from AMC connector Port19.




Antenna Interface


MMC for IPMI




AMC Connector





Project		TMDSEVM6474L		Designed for TI by elnfochips	
Title		AMC Connector, AIF,MMC			
Size	Document Number	16-00080-02		Rev	2.0
C					
Date: Monday, October 11, 2010			Sheet 9 of 14		



Clock Multiplier, Divider, Jitter Cleaner, Buffer




Project TMDSEVM6474L		Designed for TI by eInfochips	
Title Clock Management			
Size C	Document Number 16-00080-02	Rev 2.0	
Date: Monday, October 11, 2010		Sheet 10 of 14	



Project		Designed for TI by eInfochips	
TMDSEVM6474L		TEXAS INSTRUMENTS eInfochips The Solutions People	
Title		C6474 Power Supply	
Size	Document Number	Rev	
C	16-00080-02	2.0	
Date: Monday, October 11, 2010		Sheet 11 of 14	


Size	128MB
MFG ID	0x2C (Micron)
Device ID	0xA1
Page Size	(2048 + 64) Byte
Block Size	64 Pages

NAND Interface




FPGA Interface

Note: FPGA to drive GP[15:00] signals at Reset




RS232 Transceiver




[K11:J12:J11]	Description
000	Proto Batch, PCB Rev 01
001	Production Batch, PCB Rev 02
010 - 111	Reserved for future use

Board Build Identification



25MHz FPGA Clock



FPGA Power




FPGA JTAG Connector












- FP GP00 BTMODE0 R267 4.7K
- FP GP01 BTMODE1 R260 4.7K
- FP GP02 BTMODE2 R294 4.7K
- FP GP03 BTMODE3 R299 4.7K
- FP GP04 LENDIAN R312 4.7K
- FP GP08 DEVNUM0 R317 4.7K
- FP GP09 DEVNUM1 R290 4.7K
- FP GP10 DEVNUM2 R295 4.7K
- FP GP11 DEVNUM3 R80 4.7K
- FP CORECLKSEL R78 4.7K
- USR SW1 R272 4.7K
- USR SW2 R271 4.7K
- USR SW3 R251 4.7K

Project	TMDSEVM6474L	Designed for TI by einfochips
Title	FPGA NAND Interface	TEXAS INSTRUMENTS einfochips The Solutions People
Size	Document Number	Rev
C	16-00080-02	2.0
Date: Monday, October 11, 2010	Sheet	12 of 14

12V DC Input Supply



XDS560 v2 Mezzanine Power




Project TMDSEVM6474L		Designed for TI by eInfochips	
Title Board Power Supply			
Size C	Document Number 16-00080-02	Rev 2.0	
Date: Monday, October 11, 2010		Sheet 13 of 14	

TMDSEVM6474L - REVISION HISTORY

PCB REV.	SCH. REV.	CHANGE DESCRIPTION	DATE	AUTHOR
1.0	0.1	First Draft Created.	23-JUN-2010	eInfochips
	0.2	Updated for Internal / TI review comment	25-JUN-2010	eInfochips
	0.3	- EEPROM added in Ethernet Switch section. - TPS54010 replaced by TPS40197 for smart reflex power supply - Updated for internal / TI review comments.	06-JUL-2010	eInfochips
	0.4	- Voltage supervisor circuit added on VCC1.8 to ensure CVDD11 to be available after VCC1.8. - R485 and R454 are changed to 22E. - U4.C7 grounded by 0E resistor to minimize risk. - Q7 and Q8 parts changed to TI's "CSD16321Q5" as per FAE suggestion	10-JUL-2010	eInfochips
	0.5	- Change Bulk capacitors of Smart Reflex power supply from 470uF to 1000uF - Replace 3 bulk capacitors of 330uF and 220uF with single 1000uF capacitor - Take feedback from CVDD Monitor pin of U4 for Smart Reflex sense input. - Change resistor divider value for U3,U14,U5 and U41. - Add PU and PD option to LOCK pin of NAND flash.(Default : PD) - 0E/0603 added on FB line of U8(Smart Reflex)	15-JUL-2010	eInfochips
	0.6	- 0E/0603 added on FB line of U8(Smart Reflex) - Changed few components values in smart reflex as per the latest reference design provided by local TI FAE.	20-JUL-2010	eInfochips
	0.7	- Removed R519 (1E) Resistor due to space constraint. - Added PD to CS line of SPI EEPROM connected to 88E6122 - Keep provision for 3-bits board identification instead of 2-bits - SGMII connection between 88E6122 and AMC edge connector are corrected after internal review. - Swap AMC_ALT_SYS_CLKP/N and AMC_ALT_FSYNC_CLKP/N at AMC edge connector as per the AMC Rev 2.0 short Form specification - Updated Stack-up on Cover Page	04-Aug-2010	eInfochips
	Issue 1.0	- Released for PCB Fabrication -- Proto Boards	06-Aug-2010	eInfochips
2.0	Issue 2.0	Production Batch Release - U32 part number changed to TXS0108EPWR - Board Identification # changed to 001 from 000 - R310 (4.7K) made NU, 4.7K PD added on EM_TRST#, 1K PD added on TRST# net - 1M bias resistor added on Y2.1 pin - AMC_DETECT# signal provided to FPGA by through a level translator chip U30 - Pull up added on XDS560_IL net - 10K PU and PD added on SYSCLK P/N and FSYNCCLK P/N pins of C6474 - CT6 part # changed	11-OCT-2010	eInfochips

Dummy Components



Project TMDSEVM6474L		Designed for TI by eInfochips	
Title Revision History			
Size C	Document Number 16-00080-02	Rev 2.0	
Date: Monday, October 11, 2010		Sheet 14 of 14	