

K2L SCHEMATICS

MAJOR REVISION HISTORY :

PCB REV.	SCH. REV.	DESCRIPTION	DATE
1.0	1.0	Pre-Proto Build	24-Dec-2013
2.0	2.06	Beta Build	02-Sep-2014
3.0	3.03	Production Build	24-Nov-2014

I2C ADDRESS TABLE :

REF DES	DESCRIPTION	7 BIT ADDRESS
EEPROM1	IC EEPROM 1MBIT 1MHZ 8SO	0x50
U40	IC SPD EEPROM 2KBIT 400KHZ 8TSSOP	0x53

PCB MECHANICAL DETAILS :


1. PCB SIZE: 7.11" x 2.89" x 0.063"
2. PCB MATERIAL: TBD
3. NUMBER OF LAYERS: 12
4. IMPEDANCE CONTROL: YES

NOTES, UNLESS OTHERWISE SPECIFIED :

1. RESISTANCE VALUES ARE IN OHMS.
2. CAPACITANCE VALUES ARE IN MICROFARADS.
3. PARTS NOT INSTALLED ARE INDICATED WITH 'NU'.
4. SIGNAL NET NAMES WITH "#" SUFFIX, ARE ACTIVE LOW SIGNALS.

PCB LAYER STACK-UP DETAILS :

LAYER STACK-UP





DISCLAIMER: THIS CIRCUIT DESIGN IS PROVIDED AS REFERENCE ONLY, WITHOUT WARRANTY EXPRESSED OR IMPLIED. THE USER IS ENCOURAGED TO PERFORM ALL DUE DILIGENCE WITH RESPECT TO DESIGN AND ANALYSIS. FOR COMMITTED PERFORMANCE AND FUNCTIONALITY OF THE DEVICE, PLEASE REFER TO THE DEVICE DATA MANUAL.

Copyright (C) 2014 Texas Instruments Incorporated. All rights reserved.


Project K2L EVM		Designed for TI by elfochips	
Title COVER PAGE			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 1 of 47	

SCHEMATIC PAGE CONTENT

- 1 : COVER PAGE
- 2 : TABLE OF CONTENTS
- 3 : BLOCK DIAGRAM
- 4 : PLACEMENT
- 5 : POWER CONSUMPTION
- 6 : POWER SEQUENCE
- 7 : POWER DISTRIBUTION
- 8 : CLOCK DISTRIBUTION
- 9 : BMC BLOCK DIAGRAM
- 10 : FMC Interface to JESD/RF devices-1
- 11 : FMC Interface to JESD/RF devices - 2
- 12 : JESD Serdes switch - 1
- 13 : JESD Serdes switch -2
- 14 : SGMII/PCIe Serdes switch
- 15 : FPGA, SYSREF Buffering, LEDs
- 16 : FPGA, FPGA 2pin conn, SPI Flash, LEDs
- 17 : FPGA, K2L SPI/TIM/UART, FPGA test conn
- 18 : K2L LVDS SigMux, Clock Mux, K2L Reset, K2L CML Serdes JESD/AIL,
- 19 : K2L DDR3
- 20 : DDR3(3)
- 21 : DDR3(2), 3.3v_{aux} -> .75v DDR3 V_t, DDR3 SPD EEPROM
- 22 : K2L GND AND POWER
- 23 : K2L USB3, TPS USB 5v isolation, USB Type A connector, magnetics, filter, SOC UART 1.8/3.3v, USB to dual UART
- 24 : K2L EMU, K2L JTAG, EMU MIPI 60, EMU Detect, AMC/XDS200
- 25 : USIM, SOC UART 1.8v switching, 1.8v/3.3v GPIO INT, SOC UART, GPS
- 26 : Expansion Connector, I2C SOC to Expander 1.8v/3.3v_{Aux}
- 27 : K2L EMIF, VDD and VSSMON, EMIFWAIT1 bfr, NAND Flash, I2C EEPROM
- 28 : EMIF Addr/Cntl Buffer, Ext EMIF_OE, EMIF Data Transceiver
- 29 : BMC Processor (LM3S2D93), switches, DIPsw, UART Rx Mux, LEDs
- 30 : LCD, LCD Power, BMC USB for UART, 4pin UART for BMC, BMC
- 31 : AMC connector
- 32 : SOC Temp, UCD9090, PMBus Pgm conn, VID Isolator for PMBus
- 33 : Ethernet PHY, Magnetics for 2 channel/ Tx/Rx,
- 34 : Ethernet PHY, Magnetics for 2 channel/ Tx/Rx
- 35 : CDCM6208 Clk1, 122.88/19.2, Power Filter for Clock,
- 36 : CDCM6208 Clk2, 100 / 156.25, Power Filter for Clock
- 37 : XDS200 / AM1802, flash, USB connector for Emulator
- 38 : XDS200 / AM1802, boot mode, reset, XDS200 power
- 39 : XDS200 / debug hdr, oscillators
- 40 : XDS200 Power
- 41 : XDS200 Emulation CPLD
- 42 : 12v input (fused), 12v to 3p3v MP, K2L VID, 1p8 to VPP1p8 switch, 3v3_{Aux} to 3v3, FMC1 Power (fuse),
- 43 : Top Avatar, 12v to CVVD , 12v to 1.5v, 3.3v aux -> 1.2v, 3.3v aux -> 1.8v
- 44 : TPS65400, 12v -> CVVD1, 1v8, v85, 5v
- 45 : K2L CVVD, CVVD1, bypass caps, K2L 1v8, K2L 1v0 PLL, caps, filters
- 46 : K2L VDDALV, v85 filter, bypass caps, 12v -> 3.3v_{aux}
- 47 : REVISION HISTORY

Project K2L EVM		Designed for TI by elfin chips	
Title TABLE OF CONTENTS		  <small>The Solutions People</small>	
Size C	Document Number 16_00176_03		Rev 3.03
Date: Monday, June 15, 2015		Sheet 2 of 47	

PLACEMENT



Project K2L EVM		Designed for TI by elnfochips	
Title PLACEMENT			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 4 of 47	


POWER CONSUMPTION

Approx Power Consumption for TI_EVM -Lamarr

Components Part No.	Description	Quantity Per Board	Current Consumed by corresponding device on power supply (mA)													Total Power (mW)
			0.75	0.85	0.85	0.95	1	1.2	1.5	1.8	1.8	3	3.3	5	12	
				Analog	USB	Fixed DSP+ARM	AVS(DSP+ARM)			Digital	Analog					
Marconi Connector	2 Nos of Marconi EVM	2													1500	18000
Lamarr (K2L) Part	TI- Multicore DSP with ARM Core	1		700	800	2900	18800			800	400	600		25		25912.5
MT41K256M16HA125-E	IC, DDR3, 4Gb (256Mx16)	5	1000							3000						5250
LM3S2D93	Microcontroller	1											135			445.5
88E1512	Gigabit ethernet phy	2											426			1405.8
MT29F16G16ADBCA	Nand Flash	1									40					72
N25Q128A11ESF40F	SPI NOR	1									20					36
LCD	LCD display	1											45			135
CDCM6208	Reference Clock generator	2											636			2098.8
MCP23S17T-E/SS	IC I/O EXPANDER SPI 16B 28SSOP	5									16			4		42
XDS200 circuitry (referred from K@E)	XDS200 circuitry	1													136	680
TXS4555RGTR	SIM translaor	1									5			50		174
CP2105	IC USB to DUAL UART	1												45		148.5
XC3S400AN-4FGG400C	IC SPARTAN 3AN FGG400 FPGA	1							90		275			409		1952.7
TC6000G	GPS Receiver	1									83					149.4
USB3.0 connector	USB 3.0	1													900	4500
DS100MB203SQE/NOPB	JESD and PCIe switch	4												828		2732.4
FAN		1													100	1200
UCD9090		1												60		198
Others	Other Ics	1									600			300		2070
Total Current on individual power supply (mA)			1000	700	800	2900	18800	90	3800	1439	600	45	2918	1036	1600	
6.5% margin added over design (mA)			1065	745.5	852	3088.5	20022	95.85	4047	1532.535	639	47.925	3107.67	1103.34	1704	
Power Consumption in (mW)			798.75	633.675	724.2	2934.075	20022	115.02	6070.5	2758.563	1150.2	143.775	10255.311	5516.7	20448	

TPS544C24 -- 12V to 1V regulation	1962.94
LM26430-1(SW1) -- 12V to 0.95V regulation	287.65
TLV1117-33CDCY -- 12V to 3.3V BMC (LDO) regulation	148.50
TPS54620 -- 12V to 1.5V regulation	751.76
LM26430-1(SW3) -- 12V to 0.85V Analog SoC regulation	62.13
TPS54620-- 12V to 1.8V Analog regulation	112.76
TPS51200 -- 1.5 to 0.75V DDR regulation	1065.00
LM26430-1(SW4) -- 12V to 0.85V USB SoC regulation	71.00
LM26430-1(SW2) -- 12V to 1.8V Digital regulation	240.79
TPS54620 -- 12V to 3.3V Others regulation	1101.76
TPS54620 -- 12V to 5V regulation	540.85
APL431LBAI-TRG -- 3.3V to 3V regulation	47.93
LDO -- 3.3V OTH to 1.2V FPGA (LDO) - regulation	95.85
LDO -- 3.3V OTH to 1.8V FPGA (LDO) - regulation	302.50
Total Current @ 12V	6.98A
Total Power :	83.81W
Total Current @5V	1103.34
Total Current @3.3V	3155.60
Total Current @1.5V	5112.00


Note :
 1) Above power consumption considers major block of design and provides indicative figure only.
 2) Power rail assignment to different regulator is tentative based on power consumption, this can be changed based on sequence requirement.
 3) Total power consumption is system is higher than AMC power(80W), we assume that marconi EVM will be connected only when board is running on external power supply.

Project K2L EVM		Designed for TI by elfinichips	
Title POWER CONSUMPTION			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 5 of 47	

POWER SEQUENCE



- Micro TCA VCC3V3_MP_AMC
- TableTop VCC3V3_MP_ALT
- MCU VCC3V3_MP
- LCD VCC3_LCD
- VCC12
- VCC3V3_AUX_EN
- Other+FPGA VCC3V3_AUX
- VCC1V2_FPGA
- VCC1V8_FPGA
- MAIN_PWR_GOOD (To BMC)
- SOC_PWR_START (From BMC)
- CVDD_EN/LM10010_EN
- K2L SOC CVDD(1V)
- K2L SOC CVDD1(0.95V)
- CVDD_PWR_OK
- K2L SOC VDDALV/VDDUSB(0.85V)
- K2L SOC VCC1V8
- K2L SOC VDD_DDR(1.6V)
- K2L SOC VTT_DDR(0.75V)
- VDD33(3.3V)
- VCC5
- VPP1V8
- RESET#
(including peripherals)
- PORz
- RESETFULLz
- RESETSTAT#
- CLK1_PLL_LOCK
- REFCLK1_PD#
- REFCLKP&N (CLK_GENR.1) CLK2_PLL_LOCK
- REFCLKP&N (CLK_GENR.2) REFCLK2_PD#



Power Sequence

Reset Sequence

Clock Sequence


Project K2L EVM		Designed for TI by elfochips	
Title POWER SEQUENCE		<small>The Solutions People</small>	
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 6 of 47	

CLOCK DISTRIBUTION



K2L EVM CLOCK DIAGRAM

ICs
 AMC Connector



Other Clocks




Project K2L EVM		Designed for TI by infochips	
Title CLOCK DISTRIBUTION			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 8 of 47	

BMC BLOCK DIAGRAM


BMC SECTION



- K2L SoC
- ICs
- Connectors
- AMC Connector
- BMC
- DISCRETES




Project K2E EVM		Designed for TI by infochips	
Title BMC BLOCK DIAGRAM			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 9 of 47	



FMC Interface to JESD/RF devices - 1



Project K2L EVM		Designed for TI by elnfochips	
Title FMC Interface to JESD/RF devices-1		 	
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 10 of 47	

FMC Interface to JESD/RF devices - 2



Project K2L EVM		Designed for TI by elnfochips	
Title FMC Interface to JESD/RF devices - 2		 	
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 11 of 47	

JESD Serdes switch - 1




TABLE FOR SERDES CONNECTIONS

Lamarr Ballname	Lamarr Direction	Lamarr Ball	Lamarr SOC Net name to switch	Sw/SOC	Switch Inputs	Switch Outputs	FMC1 Name	FMC1 Pin	FMC2 Name	FMC2 Pin	Marconi Name	AMC Name	AMC Pin
CSISC2_0_RXN0	Diff In	AJ19	JESD0/AIF0_RXN_SOC	Sw Out	JESD0_RXN_FMC1 or AIF0_RXN_AMC	-	JESD0_RXN_FMC1	C7			TXN_S1	AIF0_RXN_AMC	141
CSISC2_0_RXP0	Diff In	AJ18	JESD0/AIF0_RXP_SOC	Sw Out	JESD0_RXP_FMC1 or AIF0_RXP_AMC	-	JESD0_RXP_FMC1	C6			TXP_S1	AIF0_RXP_AMC	142
CSISC2_0_RXN1	Diff In	AK20	JESD1/AIF1_RXN_SOC	Sw Out	JESD1_RXN_FMC1 or AIF1_RXN_AMC	-	JESD1_RXN_FMC1	A3			TXN_S2	AIF1_RXN_AMC	147
CSISC2_0_RXP1	Diff In	AK19	JESD1/AIF1_RXP_SOC	Sw Out	JESD1_RXP_FMC1 or AIF1_RXP_AMC	-	JESD1_RXP_FMC1	A2			TXP_S2	AIF1_RXP_AMC	148
CSISC2_0_TXN0	Diff Out	AH17	JESD0/AIF0_TXN_SOC	Sw In	JESD0_TXN_FMC1 or AIF0_TXN_AMC	JESD0_TXN_FMC1 or AIF0_TXN_AMC	JESD0_TXN_FMC1	C3	NU	C3	RXN_S1	AIF0_TXN_AMC	144
CSISC2_0_TXP0	Diff Out	AH18	JESD0/AIF0_TXP_SOC	Sw In	JESD0_TXP_FMC1 or AIF0_TXP_AMC	JESD0_TXP_FMC1 or AIF0_TXP_AMC	JESD0_TXP_FMC1	C2	NU	C2	RXP_S1	AIF0_TXP_AMC	145
CSISC2_0_TXN1	Diff Out	AG18	JESD1/AIF1_TXN_SOC	Sw In	JESD1_TXN_FMC1 or AIF1_TXN_AMC	JESD1_TXN_FMC1 or AIF1_TXN_AMC	JESD1_TXN_FMC1	A27	NU	A27	RXN_S2	AIF1_TXN_AMC	150
CSISC2_0_TXP1	Diff Out	AG19	JESD1/AIF1_TXP_SOC	Sw In	JESD1_TXP_FMC1 or AIF1_TXP_AMC	JESD1_TXP_FMC1 or AIF1_TXP_AMC	JESD1_TXP_FMC1	A26	NU	A26	RXP_S2	AIF1_TXP_AMC	151

I2C ADDRESS FOR SERDES SWITCHES

Reference Designator	AD3	AD2	AD1	AD0
U68	1	1	1	1
U69	1	0	1	1
U70	0	1	1	1

Project K2L EVM		Designed for TI by elnfochips	
Title JESD Serdes switch - 1			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 12 of 47	

JESD Serdes switch - 2




TABLE FOR SERDES CONNECTIONS

Lamarr Ballname	Lamarr Direction	Lamarr Ball	Lamarr SOC Net name to switch	Sw/SOC	Switch Inputs	Switch Outputs	FMC1 Name	FMC1 Pin	FMC2 Name	FMC2 Pin	Marconi Name
CSISC2_1_RXN0	Diff In	AJ16	JESD2_RXN_SOC	Sw Out	JESD2_RXN_FMC1 or JESD2_RXN_FMC2	-	JESD2_RXN_FMC1	A7	JESD2_RXN_FMC2	A7	TXN_S3
CSISC2_1_RXP0	Diff In	AJ15	JESD2_RXP_SOC	Sw Out	JESD2_RXP_FMC1 or JESD2_RXP_FMC2	-	JESD2_RXP_FMC1	A6	JESD2_RXP_FMC2	A6	TXP_S3
CSISC2_1_RXN1	Diff In	AK17	JESD3_RXN_SOC	Sw Out	JESD3_RXN_FMC1 or JESD3_RXN_FMC2	-	JESD3_RXN_FMC1	A11	JESD3_RXN_FMC2	A11	TXN_S4
CSISC2_1_RXP1	Diff In	AK16	JESD3_RXP_SOC	Sw Out	JESD3_RXP_FMC1 or JESD3_RXP_FMC2	-	JESD3_RXP_FMC1	A10	JESD3_RXP_FMC2	A10	TXP_S4
CSISC2_1_TXN0	Diff Out	AH14	JESD2_TXN_SOC	Sw In	-	JESD2_TXN_FMC1 or JESD2_TXN_FMC2	JESD2_TXN_FMC1	A23	JESD2_TXN_FMC2	A23	RXN_S3
CSISC2_1_TXP0	Diff Out	AH15	JESD2_TXP_SOC	Sw In	-	JESD2_TXP_FMC1 or JESD2_TXP_FMC2	JESD2_TXP_FMC1	A22	JESD2_TXP_FMC2	A22	RXP_S3
CSISC2_1_TXN1	Diff Out	AG15	JESD3_TXN_SOC	Sw In	-	JESD3_TXN_FMC1 or JESD3_TXN_FMC2	JESD3_TXN_FMC1	A31	JESD3_TXN_FMC2	A31	RXN_S4
CSISC2_1_TXP1	Diff Out	AG16	JESD3_TXP_SOC	Sw In	-	JESD3_TXP_FMC1 or JESD3_TXP_FMC2	JESD3_TXP_FMC1	A30	JESD3_TXP_FMC2	A30	RXP_S4

Project K2L EVM		Designed for TI by einfochips	
Title JESD Serdes switch -2			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 13 of 47	

SGMII/PCIe Serdes switch





TABLE FOR SERDES CONNECTIONS

Lamarr Ballname	Lamarr Direction	Lamarr Ball	Lamarr SOC Net name to switch	Sw/SOC	Switch Inputs	Switch Outputs	AMC PCIe conn	AMC Pin	AMC SGMII conn	AMC Pin
CSISC2_3_RXN0	Diff In	AJ22	PCIe0/SGMII2_RXN_SOC	Sw Out	PCIe0_RXN_AMC or SGMII2_RXN_AMC	-	PCIe0_RXN_AMC	48	SGMII2_RXN_AMC	15
CSISC2_3_RXP0	Diff In	AJ21	PCIe0/SGMII2_RXP_SOC	Sw Out	PCIe0_RXP_AMC or SGMII2_RXP_AMC	-	PCIe0_RXP_AMC	47	SGMII2_RXP_AMC	14
CSISC2_3_RXN1	Diff In	AK23	PCIe1/SGMII3_RXN_SOC	Sw Out	PCIe1_RXN_AMC or SGMII3_RXN_AMC	-	PCIe1_RXN_AMC	63	SGMII3_RXN_AMC	24
CSISC2_3_RXP1	Diff In	AK22	PCIe1/SGMII3_RXP_SOC	Sw Out	PCIe1_RXP_AMC or SGMII3_RXP_AMC	-	PCIe1_RXP_AMC	62	SGMII3_RXP_AMC	23
CSISC2_1_TXN0	Diff Out	AH20	PCIe0/SGMII2_TXN_SOC	Sw In	-	PCIe0_TXN_AMC or SGMII2_TXN_AMC	PCIe0_TXN_AMC	45	SGMII2_TXN_AMC	12
CSISC2_1_TXP0	Diff Out	AH21	PCIe0/SGMII2_TXP_SOC	Sw In	-	PCIe0_TXP_AMC or SGMII2_TXP_AMC	PCIe0_TXP_AMC	44	SGMII2_TXP_AMC	11
CSISC2_1_TXN1	Diff Out	AG21	PCIe1/SGMII3_TXN_SOC	Sw In	-	PCIe1_TXN_AMC or SGMII3_TXN_AMC	PCIe1_TXN_AMC	60	SGMII3_TXN_AMC	21
CSISC2_1_TXP1	Diff Out	AG22	PCIe1/SGMII3_TXP_SOC	Sw In	-	PCIe1_TXP_AMC or SGMII3_TXP_AMC	PCIe1_TXP_AMC	59	SGMII3_TXP_AMC	20









Project K2L EVM		Designed for TI by elnfochips	
Title SGMII/PCIe Serdes switch			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 14 of 47	

FPGA, SYSREF Buffering, LEDs



Project K2L EVM		Designed for TI by einlochips	
Title FPGA, SYSREF Buffering, LEDs			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 15 of 47	

FPGA, FPGA 2pin conn, SPI Flash, LEDs



M2	M1	M0	Details
0	1	1	Configure from internal flash memory

SOC Debug LEDs


Note:

LED	COLOR
LED1	RED
LED2	GREEN
LED3	BLUE
LED4	BLUE

Project K2L EVM		Designed for TI by einlochips	
Title FPGA, FPGA 2pin conn, SPI Flash, LEDs			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 16 of 47	


K2L LVDS SigMux, Clock Mux, K2L Reset, K2L CML Serdes JESD/AIL, K2L DFE GPIO, K2L DFE Syncs/SysRef, K2L Clkin

Input Clock swing = 1V
 VDD = 3.3V
 $R1 = 5.6K, R2 = 3.16K$
 $VREF = VDD * ((R2 / (R1 + R2)))$
 $= 3.3V * ((3.16K / (5.6K + 3.16K)))$
 $= 1.2V$




Project K2L EVM		Designed for TI by einfochips	
Title K2L LVDS SigMux, Clock Mux, K2L Reset, K2L CML Serdes JESD/AIL			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 18 of 47	

DDR3(3)




* DDR, in M1 is #sed 2"r %1/ as er 3-D' standard

* Data bits can be swa ed within the bl te lane t" ease r" #tin\$.
* %address&" "mmand&" "ntr"l&"l"c(r" #tin\$ m#st be F!) *! in bl te "rder 0+1+2+, -'-' +./+0+1.





* DDR, in M1 is #sed 2"r %1/ as er 3-D' standard



* DDR, in M1 is #sed 2"r %1/ as er 3-D' standard

Project K2L EVM		Designed for TI by einlochips	
Title DDR3(3)			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 20 of 47	

DDR3(2), 3.3v aux -> .75v DDR3 Vt, DDR3 SPD EEPROM





* DDR, in M1 is #sed 2'r
%1/ as er 3-D' standard

* DDR, in M1 is #sed 2'r
%1/ as er 3-D' standard

DDR3-XXXX
DiscreteSDRAM Array

VCC0V75

SPD EEPROM




Project K2L EVM		Designed for TI by einlochips	
Title DDR3(2), 3.3v aux -> .75v DDR3 Vt, DDR3 SPD EEPROM			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 21 of 47	

K2L GND AND POWER


U30A		
A1	VSS_1	J20
A30	VSS_2	J22
AA10	VSS_3	J24
AA12	VSS_4	J28
AA14	VSS_5	J6
AA16	VSS_6	J8
AA18	VSS_7	K1
AA20	VSS_8	K11
AA22	VSS_9	K15
AA24	VSS_10	K17
AA26	VSS_11	K19
AA8	VSS_12	K21
AB1	VSS_13	K23
AB11	VSS_14	K25
AB13	VSS_15	K6
AB15	VSS_16	K7
AB17	VSS_17	L10
AB19	VSS_18	L12
AB21	VSS_19	L14
AB23	VSS_20	L16
AB25	VSS_21	L18
AB27	VSS_22	L2
AB9	VSS_23	L20
AC10	VSS_24	L22
AC12	VSS_25	L24
AC14	VSS_26	L6
AC16	VSS_27	L8
AC18	VSS_28	M1
AC20	VSS_29	M13
AC22	VSS_30	M15
AC24	VSS_31	M17
AC6	VSS_32	M19
AC8	VSS_33	M21
AD11	VSS_34	M25
AD13	VSS_35	M7
AD15	VSS_36	M9
AD17	VSS_37	N1
AD19	VSS_38	N10
AD21	VSS_39	N12
AD23	VSS_40	N14
AD25	VSS_41	N16
AD27	VSS_42	N18
AD3	VSS_43	N20
AD7	VSS_44	N22
AD9	VSS_45	N24
AE10	VSS_46	N29
AE12	VSS_47	N3
AE14	VSS_48	N5
AE16	VSS_49	N7
AE18	VSS_50	N8
AE24	VSS_51	N84
AE6	VSS_52	N88
AE8	VSS_53	N90
AF13	VSS_54	P1
AF16	VSS_55	P19
AF19	VSS_56	P2
AF21	VSS_57	P21
AF25	VSS_58	P23
AF7	VSS_59	P25
AG11	VSS_60	P29
AG14	VSS_61	P5
AG17	VSS_62	P6
AG20	VSS_63	P7
AG23	VSS_64	P8
AG26	VSS_65	P9
AG28	VSS_66	R10
AG4	VSS_67	R12
AH10	VSS_68	R14
AH13	VSS_69	R16
AH16	VSS_70	R18
AH19	VSS_71	R20
AH22	VSS_72	R22
AH25	VSS_73	R24
AJ11	VSS_74	R24
AJ14	VSS_75	R5
AJ17	VSS_76	R6
AJ20	VSS_77	R8
AJ23	VSS_78	T1
AJ26	VSS_79	T11
AJ8	VSS_80	T13
AK1	VSS_81	T15
AK2	VSS_82	T17
AK15	VSS_83	T19
AK18	VSS_84	T21
AK3	VSS_85	T23
AK24	VSS_86	T25
AK27	VSS_87	T7
AK30	VSS_88	T9
C13	VSS_89	U10
C18	VSS_90	U12
C22	VSS_91	U14
C26	VSS_92	U16
C5	VSS_93	U18
C9	VSS_94	U2
D11	VSS_95	U20
D16	VSS_96	U22
D20	VSS_97	U24
D24	VSS_98	U29
D28	VSS_99	U6
D3	VSS_100	U6
D7	VSS_101	V11
F4	VSS_102	V13
F16	VSS_103	V15
G1	VSS_104	V17
G10	VSS_105	V19
G12	VSS_106	V21
G14	VSS_107	V23
G16	VSS_108	V25
G18	VSS_109	V7
G20	VSS_110	V9
G22	VSS_111	W10
G24	VSS_112	W12
G3	VSS_113	W14
G5	VSS_114	W16
G6	VSS_115	W18
G8	VSS_116	W20
H11	VSS_117	W22
H13	VSS_118	W24
H15	VSS_119	W4
H17	VSS_120	W6
H19	VSS_121	W8
H21	VSS_122	Y11
H23	VSS_123	Y13
H25	VSS_124	Y15
H4	VSS_125	Y17
H5	VSS_126	Y19
H7	VSS_127	Y21
H9	VSS_128	Y23
J10	VSS_129	Y25
J12	VSS_130	Y5
J14	VSS_131	Y7
J16	VSS_132	Y9
J18	VSS_133	Y9
	VSS_134	
	VSS_135	
	VSS_136	
	VSS_137	
	VSS_138	
	VSS_139	
	VSS_140	
	VSS_141	
	VSS_142	
	VSS_143	
	VSS_144	
	VSS_145	
	VSS_146	
	VSS_147	
	VSS_148	
	VSS_149	
	VSS_150	
	VSS_151	
	VSS_152	
	VSS_153	
	VSS_154	
	VSS_155	
	VSS_156	
	VSS_157	
	VSS_158	
	VSS_159	
	VSS_160	
	VSS_161	
	VSS_162	
	VSS_163	
	VSS_164	
	VSS_165	
	VSS_166	
	VSS_167	
	VSS_168	
	VSS_169	
	VSS_170	
	VSS_171	
	VSS_172	
	VSS_173	
	VSS_174	
	VSS_175	
	VSS_176	
	VSS_177	
	VSS_178	
	VSS_179	
	VSS_180	
	VSS_181	
	VSS_182	
	VSS_183	
	VSS_184	
	VSS_185	
	VSS_186	
	VSS_187	
	VSS_188	
	VSS_189	
	VSS_190	
	VSS_191	
	VSS_192	
	VSS_193	
	VSS_194	
	VSS_195	
	VSS_196	
	VSS_197	
	VSS_198	
	VSS_199	
	VSS_200	
	VSS_201	
	VSS_202	
	VSS_203	
	VSS_204	
	VSS_205	
	VSS_206	
	VSS_207	
	VSS_208	
	VSS_209	
	VSS_210	
	VSS_211	
	VSS_212	
	VSS_213	
	VSS_214	
	VSS_215	
	VSS_216	
	VSS_217	
	VSS_218	
	VSS_219	
	VSS_220	
	VSS_221	
	VSS_222	
	VSS_223	
	VSS_224	
	VSS_225	
	VSS_226	
	VSS_227	
	VSS_228	
	VSS_229	
	VSS_230	
	VSS_231	
	VSS_232	
	VSS_233	
	VSS_234	
	VSS_235	
	VSS_236	
	VSS_237	
	VSS_238	
	VSS_239	
	VSS_240	
	VSS_241	
	VSS_242	
	VSS_243	
	VSS_244	
	VSS_245	
	VSS_246	
	VSS_247	
	VSS_248	
	VSS_249	
	VSS_250	
	VSS_251	
	VSS_252	
	VSS_253	
	VSS_254	
	VSS_255	
	VSS_256	
	VSS_257	
	VSS_258	
	VSS_259	
	VSS_260	
	VSS_261	
	VSS_262	
	VSS_263	
	VSS_264	
	VSS_265	
	VSS_266	

LAMARR_PROCESSOR_0

THESE CAPS ARE ADDED FOR PROVISION ONLY. VALUES CAN BE CHANGED BASED ON PI ANALYSIS RESULT



THESE CAPS ARE ADDED TO SUPPORT PER PIN DECAP. BASED ON PI ANALYSIS RESULT, IT WILL BE CHANGED (# OF CAPACITORS, VALUES, ETC)




NEWLY ADDED DECAPS FOR PI (12NOS ADDED)


Project K2L EVM		Designed for TI by elfinchips	
Title K2L GND AND POWER			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 22 of 47	

K2L USB3, TPS USB 5v isolation, USB Type A connector, magnetics, filter, SOC UART 1.8/3.3v, USB to dual UART

K2L USB3




TPS USB 5v isolation




USB Type A connector


USB 3.0 TYPE-- A CONN.



SOC UART 1.8/3.3v




USB to dual UART




Project K2L EVM		Designed for TI by elnfochips	
Title K2L USB3, TPS USB 5v isolation, USB Type A connector, magnetics, filter, SOC UART 1.8/3.3v, USB to dual UART			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 23 of 47	


USIM, SOC UART 1.8v switching, 1.8v/3.3v GPIO INT, SOC UART, GPS





GPS




SOC UART 1.8v switching



FOR ANTENNA CIRCUIT




SPI level shift 3.3V <=> 1.8V





Project K2L EVM		Designed for TI by elnfochips	
Title USIM, SOC UART 1.8v switching, 1.8v/3.3v GPIO INT, SOC UART, GPS			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 25 of 47	

K2L EMIF, VDD and VSSMON, EMIFWAIT1 bfr, NAND Flash, I2C EEPROM


K2L EMIF




EMIFWAIT1 bfr



NAND FLASH











1M)bit I2' --PROM 06/0h&06/1h



Project K2L EVM		Designed for TI by elfinchips	
Title K2L EMIF, VDD and VSSMON, EMIFWAIT1 bfr, NAND Flash, I2C EEPROM			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 27 of 47	










EMIF Addr/Cntl Buffer, Ext EMIF_OE, EMIF Data Transceiver

EMIF Addr/Cntl Buffer




Project K2L EVM		Designed for TI by einfchips	
Title EMIF Addr/Cntl Buffer, Ext EMIF_OE, EMIF Data Transceiver			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 28 of 47	

BMC Processor (LM3S2D93), switches, DIPsw, UART Rx Mux, LEDs



Project		K2L EVM		Designed for TI by einfocips	
Title		BMC Processor (LM3S2D93), switches, DIPsw, UART Rx Mux, LEDs			
Size	Document Number	16_00176_03		Rev	3.03
Date: Monday, June 15, 2015		Sheet		29 of 47	

AMC connector



3T%;
external RP1' <=

-6 ansi'n 12'

%IF ' <= > FS

%IFB150C

T' <= D als" ser?es as a , 0.12M@A <9DS d" c(t" ' <= 1
PRI7R-F 2'r the #1F st nchr" ni kati'n

T' <= ' an als ser?es as the DSP7TIMI0
and DSP7TIMO0 and , , 9 I&O res ect!7ell

T' <= ' 7P 5" #t #t 2'r DSP7TIMI0
T' <= ' 7N 5 int #t 2'r DSP7TIMO0


LAYOUT NOTE:
Place these components close to AMC EDGE connector

T' <= " als" ser?es as a 2/.0M@A <9DS d" c(t" ' <= 1
' <= , PRI7R-F 2'r the #1F ercin(st nchr" ni kati'n


Project K2L EVM		Designed for TI by einfochips	
Title AMC connector			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 31 of 47	

SOC Temp, UCD9090, PMBus Pgm conn, VID Isolator for PMBus

SOC Temp




POWER DETECT



Slave I2C Address = 0x65
(Internal ADDR[7:5] = 0b110


PMBus Head



PMBus Address Bins


PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	--
11	200
10	154
9	118
8	90.9
7	69.8
6	53.6
5	41.2
4	31.6
SHORT	--

Power Sequencing



Layout Note: The decoupling caps should be kept as close to the pins as possible with short traces (there is an AGND pin at the corner of the device by using the power/ref pins) connecting back to the device, preferably without using vias for best performance.


VID Isolator for PMBus




Project K2L EVM		Designed for TI by elfinichips	
Title SOC Temp, UCD9090, PMBus Pgm conn, VID Isolator for PMBus			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 32 of 47	

Ethernet PHY, Magnetics for 2 channel/ Tx/Rx, MDC/MDIO for AMC, K2L SGMII/ PCIe


ETHERNET PHY 1




Magnetics for 2 channel/ Tx/Rx



MDC/MDIO for AMC



K2L SGMII/ PCIe




Pin	CONFIG Bit1	CONFIG Bit0	Value Assignment
Config	0	0	PHYAD[0]=0 VDDO_LEVEL=3.3V
Config	1	1	PHYAD[0]=1 VDDO_LEVEL=3.3V
Config	1	0	PHYAD[0]=0 VDDO_LEVEL=2.5V
Config	0	1	PHYAD[0]=1 VDDO_LEVEL=2.5V











Project K2L EVM		Designed for TI by einlochips	
Title Ethernet PHY, Magnetics for 2 channel/ Tx/Rx.			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 33 of 47	

Ethernet PHY, Magnetics for 2 channel/ Tx/Rx



ETHERNET PHY 2





Magnetics for 2 channel/ Tx/Rx



$$V_{out} = \frac{(R1+R2) \cdot V_{FB}}{R2} = \frac{(39.2k + 36.5k) \cdot 1.2}{36.5k} = 2.5V$$






Project K2L EVM		Designed for TI by elnfochips	
Title Ethernet PHY, Magnetics for 2 channel/ Tx/Rx		 	
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 34 of 47	

CDCM6208 Clk1, 122.88/19.2, Power Filter for Clock, VCTXCO, SPI 1.8/3.3v for 1588 DAC, VRef, 1588DAC




[Note] layout would place R440 and C334 close to U47.
Serial Interface Mode or Pin Mode Selection

MCU_SI_MODE[1:0]	DESCRIPTION
00	SPI MODE (Default)
01	I2C MODE
10	PIN MODE (NO SERIAL PROGRAMMING)
11	RESERVED




Project K2L EVM		Designed for TI by elnfochips	
Title CDCM6208 Clk1, 122.88/19.2, Power Filter for Clock,			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 35 of 47	






CDCM6208 Clk2, 100 / 156.25, Power Filter for Clock



[Note] layout would place R757 and C327 close to U43.




pull-up resistor










Serial Interface Mode or Pin Mode Selection

MCU_SI_MODE[1:0]	DESCRIPTION
00	SPI MODE (Default)
01	I2C MODE
10	PIN MODE (NO SERIAL PROGRAMMING)
11	RESEERVED




Project K2L EVM		Designed for TI by elnfochips	
Title CDCM62008 Clk2, 100 / 156.25, Power Filter for Clock			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 36 of 47	

XDS200 / AM1802, flash, USB connector for Emulator













Project K2L EVM		Designed for TI by einfochips	
Title XDS200 / AM1802, flash, USB connector for Emulator			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 37 of 47	

XDS200 / AM1802, boot mode, reset, XDS200 power






Project K2L EVM		Designed for TI by einfochips	
Title XDS200 / AM1802, boot mode, reset, XDS200 power			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 38 of 47	

XDS200 Power




DDR PHY DOES NOT REQUIRE POWER IF NOT USED, PER DATA SHEET, BUT NOT A TYPICAL USE CASE.




Project K2L EVM		Designed for TI by elfinchips	
Title XDS200 Power			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 40 of 47	

XDS200 Emulation CPLD





Project K2L EVM		Designed for TI by einfchips	
Title XDS200 Emulation CPLD			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 41 of 47	


12v input (fused), 12v to 3p3v MP, K2L VID, 1p8 to VPP1p8 switch, 3v3Aux to 3v3, FMC1 Power (fuse), FMC2 Power (fuse), fan connector




DC FAN Connector for SOC




FMC1 POWER




12V to VCC3V3_MP_ALT Generation




FMC2 POWER



VCC1V8 to VPP1V8




3V3_AUX to VDD33 Generation














Project K2L EVM		Designed for TI by einfochips	
Title 12v input (fused), 12v to 3p3v MP, K2L VID, 1p8 to VPP1p8 switch, 3v3Aux to 3v3, FMC1 Power (fuse),			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 42 of 47	

TPS65400, 12v -> CVVD1, 1v8, v85, 5v



Project K2L EVM		Designed for TI by einfochips	
Title LM26430, 12v -> CVVD1, 1v8, v85, 5v			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Monday, June 15, 2015		Sheet 44 of 47	

K2L CVDD, CVDD1, bypass caps, K2L 1v8, K2L 1v0 PLL, caps, filters



Project		K2L EVM	
Title		Designed for TI by einfochips	
K2L CVDD, CVDD1, bypass caps, K2L 1v8, K2L 1v0 PLL, caps, filters			
Size	Document Number	Rev	
C	16_00176_03	3.03	
Date: Monday, June 15, 2015		Sheet 45 of 47	

KEYSTONE2 LAMARR EVM - REVISION HISTORY

PCB. REV.	SCH. REV.	CHANGE DESCRIPTION	DATE	AUTHOR
1.0	1.0	Release to Fabrication	24-DEC-2013	eInfochips
	1.01	1. SDRAM circuitry added in XDS section 2. TPS650006 is used instead of TPS650003 in XDS power section 3. Off page connectors used for SOC_I2C0_SDA, SOC_I2C0_SCL, SOC_I2C2_SDA, SOC_I2C2_SCL, LM10011_VID1C, LM10011_VID1S, SOC_UART0_TXD_3V3 nets 4. R626 made NU 5. J1 connector pin out details updated as per J5	23-JAN-2014	eInfochips
	1.02	1. Serdes switch settings changed to I2C mode from pin mode; [Pages - 12, 13, 14] 2. Ethernet configuration settings updated for 2.5V VDD0; [Pages - 31, 33, 34] 3. CP2105 - Self power mode option provided; [Page - 23]	12-MAR-2014	eInfochips
	1.03	1. Layout instruction is given for shorting AGND and PGND at a single point for Top Avatar section. [Page-43] 2. Termination provided for SOC_MDC_2V5 at AMC side. [Page-31] 3. Brightness reduced for the LEDs D5, DBG_D2 and DBG_D2., i.e. R353, R333 and R350 changed tp 120E from 10E [Page-16]	18-MAR-2014	eInfochips
	1.04	1. External networks provided for LVPECL logic implementation on U51 outputs. [Page-15] 2. Netname for the signal "CLK_MUXCTRL2_FPGA_3V3_EXP5" is changed to "CLK_MUXCTRL1_FPGA_3V3_EXP5". [Pages-16,18] 3. Netname for the signal "CLK_MUXCTRL3_FPGA_3V3_EXP5" is changed to "CLK_MUXCTRL2_FPGA_3V3_EXP5". [Pages-16,18]	25-MAR-2014	eInfochips
2.0	2.01	1. 10MHz clock circuit for clamping input signal to +1V. [Page18] 2. R1 made NU and C399 is replaced with R876. [Page41] 3. R90 made NU [Page24] 4. SPI2_MOSI/MISO option is mounted on board instead of UART1_TS/RTS - as UART1/SPI2 are multiplexed at SoC [Page17] 5. IRQ_FMC1_FPGA_3V3 is changed to pin R13 (I/O) from pin R8 (I) of FPGA; IRQ_FMC2_FPGA_3V3 is changed to pin T15 (I/O) from pin P13 (I) of FPGA. [Page16] 6. R413 made NU and R734 mounted with 10K 7. 100E resistor added to input of Clock buffer and other clocks 8. VBUS mode option provided instead of Self Powered Mode for CP2105 circuitry 9. In Cn14, Mfr Pno TSM-108-07-S-S is replaced with TSM-108-02-S-SV	1-MAY-2014	eInfochips
	2.02	1. CN21(2-3) changed to CN6(2-3); CN8(2-3) changed to CN10(2-3); CN2(1-2) changed to CN11(1-2) 2. CN24(1-2) changed to CN3(1-2)	10-JUL-2014	eInfochips
	2.03	DM21 to DM28 added	21-JUL-2014	eInfochips
	2.04	CN9(1-2) is replaced with CN13(1-2); R417 made NU.	4-AUG-2014	eInfochips
	2.05	CP2105 power changed to Vbus mode from Self Power mode	18-AUG-2014	eInfochips
	2.06	DDR3 SDRAM -ECC chip U31 made populated	2-SEP-2014	eInfochips
	2.06	Release to Fabrication	2-SEP-2014	eInfochips
	3.00	1. JESD1 and JESD2 swapping for FMC1 and FMC2 connectors. 2. FMC power related components made NU (F2,F3,D9,D10,D11,D12,CT9,CT10,R796,R807,C370,C371,C377,C378,C952,C953) 3. 10MHz circuit changes implemented as per the 10MHz validation report uploaded on AC; R877,R879 made as NU;R878 replaced with 46.4K; R364 replaced with 3.16K 4. LM26430 is renamed as TPS65400. 5. R250 value changed to 33E resistor; R889 added and made NU 6. R9 value changed to 8.25K.	11-OCT-2014	eInfochips
	3.01	FMC power related components made Populated. (F2,F3,D9,D10,D11,D12,CT9,CT10,R796,R807,C370,C371,C377,C378,C952,C953)	28-OCT-2014	eInfochips
	3.02	R524 resistor is replaced with 10K resistor [page 43]	11-NOV-2014	eInfochips
3.03	Main part number for U54 is updated to IS25CD010-JNLE from W25X10BVSNIG; Block diagram updated; Release to Fabrication	24-NOV-2014	eInfochips	
3.04	SoC pin name changed according to latest functionality	16-JUN-2015	eInfochips	

Dummy Components

Project K2L EVM		Designed for TI by eInfochips	
Title REVISION HISTORY			
Size C	Document Number 16_00176_03	Rev 3.03	
Date: Tuesday, June 16, 2015		Sheet 47 of 47	