Reducing the Elaboration time in Silicon Verification with Multi-Snapshot Incremental Elaboration (MSIE)

The most common elements of SoC architecture include one or more embedded processors (e.g. DSPs), functional units, interfaces of standard buses, timing sources e.g. oscillators, on-chip and off-chip memory and such. As the complexity of SoC increases and the size continues to decrease, accommodating