How to Check Signal Drive Strength in SystemVerilog