| |
1.
A scalable approach to speeding physical verification
Physical verification runtimes and memory usage have exploded with
the increasing number of design rules, their subsequent complexity
and the size of chips to be verified. More...
- By Rahul Kapoor, Marilyn Adan, and Louis Schaffer
2. Processor Architecture for High Performance Video Decode
High definition television (HDTV) content broadcasts over cable
and from terrestrial and satellite stations are appearing in viewing
markets around the world. Due to consumer demand and government
mandates, HDTV capable digital consumer video equipment will be
sold in high volumes in the next few years. Chipmakers, today, are
designing the chips to drive these devices. More...
- By: Jonah Probell, Ultra Data
3. Using formal verification
to create robust IP
Contemporary system-on-chip (SoC) design demands the use of pre-existing
intellectual property (IP). It is simply not practical to develop
many millions of gates of new logic from scratch while meeting both
project resource and time-to-market constraints. More...
- By Jay Littlefield
4. Best Practices
for a Reusable Verification Environment
Verification reuse is critical to the productivity and efficiency
of system-on-chip (SoC) verification. The foundation of this technique
is well-designed verification codes and components that implement
reusability techniques. More...
- By Steve Ye
5. Making
Converter Integration Happen in Mobile Phone SoCs
In order to interface with the "real world", cell
phones require system-on-a-chip (SoC)-level integration of high-performance
digital-to-analog (DAC) and/or analog-to-digital (ADC) conversion
IP blocks. ADC and DAC converter blocks must also be coupled with
high-accuracy, low-noise voltage-reference circuits. More...
- By: Yves Gagnon, LTRIM Technologies
| Technology
Showcase
WiMax
- Wireless Networks Extended
This wireless technology is about to
revolutionize the broadband wireless access industry. It is
designed to provide wireless last-mile broadband access in
the Metropolitan Area Network (MAN), delivering performance
comparable to traditional cable, DSL, or T1 offerings.
Read
More..
|
eInfochips Corner
| Announcment:
VeriSuite: eInfochips Verification
Package enables you to rapidly build verification environments
for complex multimillion gate SoC verification, shortening
the verification cycle and thus saving on development cost.
VeriSuite helps build highly scalable verification environments
for module and SoC level verification providing maximum functional
coverage. See how we make your designs bullet-proof. More..
|
Featured
Product
eInfochips KVM/IP is an ideal solution
for applications that need to control multiple computers from
a single set of peripherals. The DSP based high performance
design provides real-time responses of keyboard, video and mouse
over IP to control headless servers. The feature-rich design
offers enhanced secure switching with true multi-platform support.
More... |
Client
Success Story
eInfochips' role was to implement
driver, checker and monitor for 7 sub-modules of a DSP controller
core and perform verification on driver-monitor and checker
for all 7 sub-modules More... |
If you have suggestions or feedback,
or would like to contribute to our newsletter, please contact us:
we would be delighted to hear from you.
To unsubscribe email us at: dashboard@einfochips.com
with 'remove' in the subject
|