



mixel Mixed-Signal Excellence

Silicon Proven Mixed-Signal IP Cores
DAC x Analog Libraries x Transceiver

[Learn More >>](#)

D&R Headline News

[Headline News](#) | [Most Popular](#) | [SoC News Alerts](#) | [RSS](#) | [twitter](#)

SPEED

PRECISION

PERFECTION

elinfochips announces VMM based HDMI Verification IP for the Synopsys DesignWare Verification IP Alliance program

Ahmedabad -- Feb 12, 2009 -- elinfochips Ltd., a leading IP driven design services company today announced the availability of Verification Methodology Manual (VMM) based HDMI Verification IP (VIP). The HDMI Verification IP will be included in the newly announced Synopsys DesignWare® Verification IP Alliance program. elinfochips was pre-qualified and selected by Synopsys to be a part of the Alliance program based on its deep experience in verification methodology, VMM and verification IP development. In addition, elinfochips offers a robust IP development methodology, an extensive investment in quality and comprehensive technical support. The DesignWare Verification IP Alliance program gives designers access to a broader range of VMM-enabled verification IP, which complements the DesignWare Verification IP portfolio.

For details on this IP, please visit: <http://www.elinfochips.com/services/asic/IP/HDMI-VMM-IP.php>

“The release of this HDMI verification IP is a key reason why we created the DesignWare Verification IP Alliance program,” said John Koeter, vice president of marketing for the Solutions Group at Synopsys. “By collaborating with experienced verification IP providers such as elinfochips, we enable the broader availability of VMM-based VIP to help speed test bench development time.”

“We have been developing verification IP for many years and have seen an increasing demand for VMM-based verification IP,” said Sribash Dey, VP of Sales at elinfochips. “By working closely with Synopsys, our mutual customers can have access to a wider range of VMM-based Verification IP that helps accelerate their verification process.”

 [E-mail](#)  [Save](#)  [Print](#)

Related News

- [New DesignWare Verification IP Alliance Program Expands Availability of High-Quality VMM-Enabled Verification IP](#)
- [Leading European Design Consulting Firms Standardize on VMM Verification Methodology](#)
- [Synopsys' DesignWare Verification IP Enhanced to Support New SATA 6Gbps Specification](#)
- [Synopsys Launches VMM Catalyst Program With More Than 50 Member Companies](#)
- [Leading Semiconductor Companies in China Adopt the VMM Verification Methodology](#)

Related

- [HDMI Silicon IPs](#)
- [HDMI Verification IPs](#)

Key Features:

eInfochips' HDMI VMM Ready VIP is a highly configurable, reusable, scalable and extensible verification intellectual property that complies to HDMI 1.3a specifications. It supports Deep Color mode and is capable of handling Pixel Encoding such as RGB 4:4:4, YCBCR 4:2:2, YCBCR 4:4:4 from 25Mhz through 165Mhz. Users may configure the IP to enable/disable Source, Sink, Monitor, Functional Coverage and Scoreboard and also define video formats, scanning formats, pixel rates, format timing, frame count & audio sampling frequencies. The HDMI VIP has a built-in monitor for protocol monitoring and functional coverage model and supports type A connector and DDC. It can operate at Video Data Period, Data Island Period and Control Period modes and can inject error in HDMI and DDC Transactions while performing checks using transaction scoreboard.

Deliverables:

Deliverables include VMM Ready HDMI VIP encrypted source in SystemVerilog language, release notes, user's guide, test suite and demos for easy feature demonstration. For more information on this IP please visit: <http://www.einfochips.com/services/asic/IP/HDMI-VMM-IP.php>

Support & Availability:

eInfochips provides regular product updates and expert consultation to its esteemed customers. Our verification experts are available round the clock to meet all customer requirements related to integrating verification components into their test environment and to meet all other support related issues.

HDMI VMM Verification IP is now available, for pricing details write to us at sales@einfochips.com

About the DesignWare Verification IP Alliance and DesignWare

The DesignWare Verification IP (VIP) Alliance Program connects engineers to a broader range of VMM-enabled verification IP, complementing the DesignWare VIP portfolio. Members of the Alliance have extensive experience in verification methodology, VMM, and verification IP development. The Verification IP included in the Alliance program will be developed using common guidelines to help ensure that a consistent use model is delivered to engineers.

Synopsys' DesignWare offers a broad portfolio of high-quality, silicon-proven digital, mixed-signal and verification IP for system-on-chip designs. As a leading provider of connectivity IP, Synopsys delivers the industry's most comprehensive solutions for widely used protocols such as USB, PCI Express, SATA, Ethernet and DDR. In addition to connectivity IP, Synopsys offers SystemC transaction-level models to build virtual platforms for rapid, pre-silicon development of software. For more information on DesignWare IP, visit: <http://www.synopsys.com/designware>.

About eInfochips

eInfochips is a leading IP driven Product Development Services company with the range of services & solutions in ASIC/Chip, Embedded System and Software Product Development. eInfochips' Chip/ASIC group has capabilities spanning from ASIC/Chip design & verification, physical design, FPGA design & prototyping and IP Cores development and integration. eInfochips has contributed to over 130+ chip designs in automotive, consumer, semiconductor, avionics, networking and communication, video, security/surveillance industries through its wide array of RTL to GDS II services and solutions.

- [eInfochips Silicon IPs](#)
- [eInfochips Verification IPs](#)
- [eInfochips Software IPs](#)
- [eInfochips Latest News](#)

eInfochips Hot IPs

- [NAND Flash Controller](#)
- [AXI Slave Core](#)
- [APB to Slave Interface Core](#)
- [AHB-to-APB Bridge](#)
- [Image Resizing Core](#)
- [More ...](#)

Breaking News

- [ARM Mali GPU Licensees Increase to 18 with Addition of Amlogic and Mtekvision](#)
- [CEO Interview: Moshe Gavrielov of Xilinx](#)
- [Eureka Technology and Dolphin Technology offer complete DDR2/DDR3 Solution for High Performance SoC/ASIC Designs](#)
- [Tata Elxsi announces multicore DSP-based WiMAX base station and carrier class CPE for public safety and defence applications](#)
- [Rumor mill: UMC to join IBM 'fab club'?](#)

Most Popular (Updated Daily)

- 1 [CEO Interview: Moshe Gavrielov of Xilinx](#)
- 2 [ARM Mali GPU Licensees Increase to 18 with Addition of Amlogic and Mtekvision](#)
- 3 [GDT announces H.264 XE silicon IP core](#)
- 4 [Tata Elxsi announces multicore DSP-based WiMAX base station and carrier class CPE for public safety and defence applications](#)
- 5 [ARM acquires Swedish video processor company, Logipard AB](#)

[See the Top 20 >>](#)

SPEED

