



HOT JOBS
Apply Now



Home About Us News Search Press Release Subscription Advertisement Web Services Cont

Adventy ties-up with FMT to control internet transaction fraud Polaris to build CoE for Algorithmics in Mumbai TPI report indi

Top Outsourcing News

Cognizant buys SVC
 Ramco partners with Savid Technologies
 Satyam partners with tyfone to provide mobile financial services
 Quattro buys mobile gaming vendor in UK
 HCL to deliver Engg outsourcing services to EADS
 SemanticSpace acquires Prolifics for \$40-mn
 Ranbaxy to focus on IT/ITeS trough Religare Technova
 Patni completes first SAP ERP implementation in India
 Xchanging could acquire Cambridge Sol.



More Outsourcing News

iGATE sets up ICT facility in Australia
 BT plans pan-India footprint
 HCL Info bags \$23-m Pan-African e-Network deal
 Adventy ties-up with FMT to control internet transaction fraud
 Polaris to build CoE for Algorithmics in Mumbai
 TCS mulls platform-based BPO services
 Essar's BPO arm to buy US BPO firm for \$250m
 WNS partners with Accertify
 Netscribes opens Pune centre
 EXL could acquire BFSI focused BPO

Latest Press Releases

eInfochips announces MIPI SystemVerilog Verification IP

8/4/2008

eInfochips, Inc., a leading IP leveraged design services company today announced the availability of CSI-2 (Camera Serial Interface Version 1.00) & D-PHY 0.85.00 compliant MIPI SystemVerilog verification component. eInfochips' SystemVerilog MIPI verification component is based on a layered object oriented architecture that allows coverage driven system level verification suitable for verification of MIPI transmitter or receiver DUT (Design Under Test). MIPI VIP The MIPI (Mobile Industry Processor Interface) SystemVerilog VIP generates High Speed, Escape-LPDT, Escape-ULPS and Escape Trigger modes of data traffic with various formats on virtual channels for multiple data lanes. It has support for error injections and detections for ECC, Synchronization, CRC, Payload and Unrecognized ID detection with an FSM based protocol checker. MIPI Monitor uses SystemVerilog assertion to check for timing violations, if any, at the DPHY interface. Functional coverage mechanism helps determine uncovered configuration variables. MIPI VIP is highly configurable for primary images data formats, number of images (maximum 4), number of lines in the image, number of data-lanes and interleaved image transfers. Availability & Deliverables Deliverables include completely verified verification component encrypted code, user guide, release notes and sample test cases. eInfochips' IP support staff meet customer requirements related to integrating IP into test environment and other support related issues. For pricing details write to us at sales@einfochips.com. For more information on the IPs please visit: http://www.einfochips.com/ips/MIPI_VIP.html (MIPI VIP)

Sourced From : Torque Communications

Sponsor



Latest P

Biocon launc drug Abraxar
 Unisys Rese Organizations Achieve Key Goals
 HP Delivers F Information Neoview Cap.
 eInfochips SystemVerilog
 BT plans U investment Broadband
 World Cyber HP ProCurve
 Satyam Four Vizag Chapte
 CDC-CRM ur solution management
 3i Infotech
 Money Laur Bank of India

Press Relea

Sponsor