Technology Showcase:
Digital 'verification IP' is becoming more design-like
The key to ASIC verification today is IP leverage, But verification IP is today here design IP was a decade ago. It's hard to find, often unreliable and difficult to reuse without re-engineering. Read more..

eInfochips Corner

eInfochips is an Integrated Design Services company with over 200 engineers exclusively focused on Electronics Systems Design and Verification.

The company offers products and services with expertise in the areas of ASIC/SoC design & verification and Embedded Systems development

Designer's Corner

Tip of the Month
Specman Tip will save your lots of time of debugging.

To unsubscribe email us at: dashboard@einfochips.com with 'remove' in the subject

1. The why, where and what of low-power SoC design
Reducing on-chip power consumption has become a critical challenge for the nanotechnology era. The traditional trade-offs between performance and area are now being compounded by the addition of power into the equation. Power influences designs not only in terms of time to market, but also for cost and reliability. More...
- By Pete Bennett, Chief Consulting Engineer for Cadence Engineering Services.

2. Focus on results in system language debate
Rather than replace existing languages or methodologies, however, these languages promise to enhance existing development capabilities and help coalesce them into a consistent framework for design and verification. The combination of SystemVerilog, SystemC and the Property Specification Language (PSL) promises a powerful and flexible foundation for design. More...
-By Victor Berman, Group Director of Language Standards for Cadence Design Systems.

3. Destination DSP: Methodologies for Signal Processing Success
As FPGAs have earned greater acceptance as the platform of choice for high-performance digital signal processing (DSP), the design methodology gap between software DSP implementation in DSP processors and hardware DSP implementation in FPGA or ASIC technology has grown increasingly apparent. More...
-By Kevin Morris, FPGA and Programmable Logic Journal

4. Hear all about it: MP3 goes surround-sound
Bit rates for encoding MP3 Surround are comparable to those currently used to encode stereo MP3 material, resulting in files half the size of other common compressed surround formats. More...
-By Peter Clarke,Silicon Strategies.

5. Managing Data Flow in SoC and ReConfigurable Platform-Based Silicon Solutions
System-on-Chip (SoC) device and reconfigurable platform-based silicon solutions combine embedded hardware and software with a staggeringly high level of complexity. The dilemma facing design teams are only growing, due in large part to inconsistencies of data described within hardware and software specifications. More... 
- By Steve Kompolt, Beach Solutions.