einfochips logo
 


Design
Verification & Validation
FPGA Prototyping & Chip Bring Up

Embedded systems
Application Software
Serial Attached SCSI SystemC Verification Component

With enterprise storage requirements escalating and becoming more complex, factors such as larger capacity, greater density, security, scalability and accessibility have become very critical. Serial Attached SCSI meets these demands while providing the highest performance.

The SAS verification component (VC) is a ready-made, configurable SystemC VC suitable to verify Serial Attached SCSI designs. The SAS VC is used for layer wise as well as complete design verification.

Verification Component Overview

The SAS VC (Verification Component) has an object-oriented architecture that allows easy extensibility and reusability. It performs fast simulation that aids in quick design verification and optimization. The VC is used to establish a complete Verification Environment, or as a plug-in to an existing environment for system level verification.

eInfochips' SAS VC (Verification Component), developed in SystemC, offers a verification solution for SAS 1.1 specification compliant cores.

Features

  • Compliant to SAS 1.1 specification release
  • Full duplex operation
  • 3 Gb/Sec transfer rate
  • Generation of SSP, SMP and STP frames
  • Decoding of SSP, SMP and STP frames
  • Rate matching for slower DUTs
  • Error condition generation and detection
  • User-configurable multiple device agent instantiation in environment
  • Implements timing checkers and functional monitoring
  • User extensible SCV driven test case library
  • Supports configuration for each layer














  Feedback/Comment regarding website please write to WebMaster
©eInfochips 2008 | Privacy Policy | Sitemap